Skip to content

Quintauris & Everspin Team Up for Safer RISC-V Platforms in Automotive & Edge

Everspin's MRAM expertise joins forces with Quintauris' real-time platforms. The result? Robust, secure RISC-V systems for critical markets.

This is a presentation and here we can see vehicles on the road and we can see some text written.
This is a presentation and here we can see vehicles on the road and we can see some text written.

Quintauris & Everspin Team Up for Safer RISC-V Platforms in Automotive & Edge

Quintauris and Everspin Technologies have joined forces to bolster the reliability and safety of RISC-V-based platforms, particularly for automotive, industrial, and edge applications. The collaboration, announced recently, aims to ensure memory subsystems meet the highest standards for performance and functional safety in safety-driven markets.

At the heart of this partnership lies Everspin's leadership in MRAM and proven track record, as noted by Pedro Lopez, Market Strategy Officer at Quintauris. The company's commitment to the automotive market is evident in its pursuit of proper certifications, manufacturing excellence, long-term supply, and continuous quality improvement.

David Schrenk, VP Business Development at Everspin Technologies, sees this collaboration as a means to help developers build systems with robust data integrity, even under challenging conditions such as power loss, radiation, or extreme temperatures. This, without compromising speed or security.

Quintauris, for its part, aims to make RISC-V commercially ready for automotive programs through this strategic tie-up. Everspin's advanced memory solutions will be integrated with Quintauris' reference architectures and real-time platforms, further strengthening the ecosystem.

The partnership between Quintauris and Everspin Technologies promises to enhance the performance and safety of RISC-V-based platforms in critical markets. By combining Everspin's MRAM technologies with Quintauris' real-time platforms, the collaboration seeks to deliver memory subsystems that meet the most stringent standards.

Read also:

Latest